mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-06 17:22:15 +00:00
Avoid scanning entire module if there are no wires to remove
It's pretty common for `opt_clean` to find no wires to remove. In that case, there is no point scanning the entire design, which can be significantly expensive for huge designs.
This commit is contained in:
parent
125609105d
commit
dcd7742d52
1 changed files with 2 additions and 0 deletions
|
|
@ -2990,6 +2990,8 @@ void RTLIL::Module::add(RTLIL::Binding *binding)
|
|||
void RTLIL::Module::remove(const pool<RTLIL::Wire*> &wires)
|
||||
{
|
||||
log_assert(refcount_wires_ == 0);
|
||||
if (wires.empty())
|
||||
return;
|
||||
|
||||
struct DeleteWireWorker
|
||||
{
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue