mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

Fix a regression from #3035.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2021-10-08 14:51:57 +02:00
parent 772b9a108a
commit dc8da76282
2 changed files with 22 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

21
tests/memories/trans_addr_enable.v Normal file
View file

@ -0,0 +1,21 @@
// expect-wr-ports 1
// expect-rd-ports 1
// expect-rd-clk \clk
module top(input clk, we, rae, input [7:0] addr, wd, output [7:0] rd);
reg [7:0] mem[0:255];
reg [7:0] rra;
always @(posedge clk) begin
if (we)
mem[addr] <= wd;
if (rae)
rra <= addr;
end
assign rd = mem[rra];
endmodule