mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 00:55:32 +00:00
parent
773b056ffb
commit
dc18bf1969
2 changed files with 15 additions and 1 deletions
14
tests/opt/bug2311.ys
Normal file
14
tests/opt/bug2311.ys
Normal file
|
@ -0,0 +1,14 @@
|
|||
read_verilog -icells << EOT
|
||||
|
||||
module top(...);
|
||||
|
||||
input A;
|
||||
output Y;
|
||||
|
||||
$_XNOR_ x (.A(A), .B(A), .Y(Y));
|
||||
|
||||
endmodule
|
||||
|
||||
EOT
|
||||
|
||||
equiv_opt -assert opt_expr
|
Loading…
Add table
Add a link
Reference in a new issue