mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-26 03:46:22 +00:00
Code Activity

rtlil: add CellAdderMixin for shared Cell adder interface between Module and Patch

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-01-01 17:06:38 +01:00
parent 770d74cc9b
commit dbc7e33908
4 changed files with 1283 additions and 1252 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/unstable/patch.h
View file

@ -6,7 +6,7 @@
YOSYS_NAMESPACE_BEGIN
struct RTLIL::Patch
struct RTLIL::Patch final : public CellAdderMixin<RTLIL::Patch>
{
Hasher::hash_t hashidx_;
[[nodiscard]] Hasher hash_into(Hasher h) const { h.eat(hashidx_); return h; }
@ -34,6 +34,9 @@ public:
RTLIL::Cell *addCell(RTLIL::IdString name, RTLIL::IdString type);
RTLIL::Cell *addCell(RTLIL::IdString name, const RTLIL::Cell *other);
RTLIL::Cell* addDffsr(RTLIL::IdString name, const RTLIL::SigSpec &sig_clk, const RTLIL::SigSpec &sig_set, const RTLIL::SigSpec &sig_clr,
RTLIL::SigSpec sig_d, const RTLIL::SigSpec &sig_q, bool clk_polarity, bool set_polarity, bool clr_polarity, const std::string &src);
};
YOSYS_NAMESPACE_END