mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-25 11:26:22 +00:00
rtlil: add CellAdderMixin for shared Cell adder interface between Module and Patch
This commit is contained in:
parent
770d74cc9b
commit
dbc7e33908
4 changed files with 1283 additions and 1252 deletions
1598
kernel/rtlil.cc
1598
kernel/rtlil.cc
File diff suppressed because it is too large
Load diff
Loading…
Add table
Add a link
Reference in a new issue