mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 09:05:32 +00:00
ice40_dsp: fix typo
This commit is contained in:
parent
e17f3f8c63
commit
db68e4c2a7
2 changed files with 13 additions and 2 deletions
|
@ -73,11 +73,11 @@ void create_ice40_dsp(ice40_dsp_pm &pm)
|
|||
|
||||
// SB_MAC16 Input Interface
|
||||
SigSpec A = st.sigA;
|
||||
A.extend_u0(16, st.mul->connections_.at(ID(A_SIGNED), State::S0).as_bool());
|
||||
A.extend_u0(16, st.mul->parameters.at(ID(A_SIGNED), State::S0).as_bool());
|
||||
log_assert(GetSize(A) == 16);
|
||||
|
||||
SigSpec B = st.sigB;
|
||||
B.extend_u0(16, st.mul->connections_.at(ID(B_SIGNED), State::S0).as_bool());
|
||||
B.extend_u0(16, st.mul->parameters.at(ID(B_SIGNED), State::S0).as_bool());
|
||||
log_assert(GetSize(B) == 16);
|
||||
|
||||
SigSpec CD = st.sigCD;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue