mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Accidentally commented out tests

Browse source
This commit is contained in:
Eddie Hung 2019-12-16 13:31:47 -08:00
parent 5a00d5578c
commit db0003410f
1 changed files with 47 additions and 47 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

94
tests/arch/xilinx/blockram.ys
View file

@ -1,52 +1,52 @@
### TODO: Not running equivalence checking because BRAM models does not exists ### TODO: Not running equivalence checking because BRAM models does not exists
### currently. Checking instance counts instead. ### currently. Checking instance counts instead.
## Memory bits <= 18K; Data width <= 36; Address width <= 14: -> RAMB18E1 # Memory bits <= 18K; Data width <= 36; Address width <= 14: -> RAMB18E1
#read_verilog ../common/blockram.v read_verilog ../common/blockram.v
#chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 1 sync_ram_sdp chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 1 sync_ram_sdp
#synth_xilinx -top sync_ram_sdp synth_xilinx -top sync_ram_sdp
#cd sync_ram_sdp cd sync_ram_sdp
#select -assert-count 1 t:RAMB18E1 select -assert-count 1 t:RAMB18E1
#
#design -reset design -reset
#read_verilog ../common/blockram.v read_verilog ../common/blockram.v
#chparam -set ADDRESS_WIDTH 8 -set DATA_WIDTH 18 sync_ram_sdp chparam -set ADDRESS_WIDTH 8 -set DATA_WIDTH 18 sync_ram_sdp
#synth_xilinx -top sync_ram_sdp synth_xilinx -top sync_ram_sdp
#cd sync_ram_sdp cd sync_ram_sdp
#select -assert-count 1 t:RAMB18E1 select -assert-count 1 t:RAMB18E1
#
#design -reset design -reset
#read_verilog ../common/blockram.v read_verilog ../common/blockram.v
#chparam -set ADDRESS_WIDTH 14 -set DATA_WIDTH 1 sync_ram_sdp chparam -set ADDRESS_WIDTH 14 -set DATA_WIDTH 1 sync_ram_sdp
#synth_xilinx -top sync_ram_sdp synth_xilinx -top sync_ram_sdp
#cd sync_ram_sdp cd sync_ram_sdp
#select -assert-count 1 t:RAMB18E1 select -assert-count 1 t:RAMB18E1
#
#design -reset design -reset
#read_verilog ../common/blockram.v read_verilog ../common/blockram.v
#chparam -set ADDRESS_WIDTH 9 -set DATA_WIDTH 36 sync_ram_sdp chparam -set ADDRESS_WIDTH 9 -set DATA_WIDTH 36 sync_ram_sdp
#synth_xilinx -top sync_ram_sdp synth_xilinx -top sync_ram_sdp
#cd sync_ram_sdp cd sync_ram_sdp
#select -assert-count 1 t:RAMB18E1 select -assert-count 1 t:RAMB18E1
#
## Anything memory bits < 1024 -> LUTRAM # Anything memory bits < 1024 -> LUTRAM
#design -reset design -reset
#read_verilog ../common/blockram.v read_verilog ../common/blockram.v
#chparam -set ADDRESS_WIDTH 8 -set DATA_WIDTH 2 sync_ram_sdp chparam -set ADDRESS_WIDTH 8 -set DATA_WIDTH 2 sync_ram_sdp
#synth_xilinx -top sync_ram_sdp synth_xilinx -top sync_ram_sdp
#cd sync_ram_sdp cd sync_ram_sdp
#select -assert-count 0 t:RAMB18E1 select -assert-count 0 t:RAMB18E1
#select -assert-count 4 t:RAM128X1D select -assert-count 4 t:RAM128X1D
#
## More than 18K bits, data width <= 36 (TDP), and address width from 10 to 15b (non-cascaded) -> RAMB36E1 # More than 18K bits, data width <= 36 (TDP), and address width from 10 to 15b (non-cascaded) -> RAMB36E1
#design -reset design -reset
#read_verilog ../common/blockram.v read_verilog ../common/blockram.v
#chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 36 sync_ram_sdp chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 36 sync_ram_sdp
#synth_xilinx -top sync_ram_sdp synth_xilinx -top sync_ram_sdp
#cd sync_ram_sdp cd sync_ram_sdp
#select -assert-count 1 t:RAMB36E1 select -assert-count 1 t:RAMB36E1
#
#
#### With parameters ### With parameters
design -reset design -reset
read_verilog ../common/blockram.v read_verilog ../common/blockram.v