3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00

Cleanups and improvements in examples/cmos/

This commit is contained in:
Clifford Wolf 2016-03-11 11:30:01 +01:00
parent 3265795154
commit dac807fb33
5 changed files with 19 additions and 12 deletions

View file

@ -1,15 +1,15 @@
#!/bin/bash
set -ex
# iverlog simulation
echo "Doing Verilog simulation with iverilog"
iverilog -o dsn counter.v counter_tb.v
./dsn -lxt2
gtkwave counter_tb.vcd &
iverilog -o counter_tb counter.v counter_tb.v
./counter_tb; gtkwave counter_tb.gtkw &
# yosys synthesis
set -ex
../../yosys counter_digital.ys
# requires ngspice with xspice support enabled:
ngspice testbench_digital.sp