mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-05 07:24:01 +00:00
add latch mapping, and remove aldff for now
This commit is contained in:
parent
cf21b48bfd
commit
dac4f04460
4 changed files with 21 additions and 8 deletions
11
techlibs/nanoxplore/latches_map.v
Normal file
11
techlibs/nanoxplore/latches_map.v
Normal file
|
@ -0,0 +1,11 @@
|
|||
module \$_DLATCH_N_ (E, D, Q);
|
||||
wire [1023:0] _TECHMAP_DO_ = "simplemap; opt";
|
||||
input E, D;
|
||||
output Q = !E ? D : Q;
|
||||
endmodule
|
||||
|
||||
module \$_DLATCH_P_ (E, D, Q);
|
||||
wire [1023:0] _TECHMAP_DO_ = "simplemap; opt";
|
||||
input E, D;
|
||||
output Q = E ? D : Q;
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue