mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Added "equiv_add -cell"

Browse source
This commit is contained in:
Clifford Wolf 2015-10-25 14:35:40 +01:00
parent 83bd27bf6e
commit da923c198e
2 changed files with 96 additions and 35 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/yosys.h
View file

@ -169,7 +169,6 @@ namespace RTLIL {
struct IdString;
struct Const;
struct SigBit;
struct SigChunk;
struct SigSpec;
struct Wire;
struct Cell;
@ -185,7 +184,6 @@ namespace AST {
using RTLIL::IdString;
using RTLIL::Const;
using RTLIL::SigBit;
using RTLIL::SigChunk;
using RTLIL::SigSpec;
using RTLIL::Wire;
using RTLIL::Cell;
@ -244,6 +242,8 @@ YOSYS_NAMESPACE_END
YOSYS_NAMESPACE_BEGIN
using RTLIL::State;
using RTLIL::SigChunk;
using RTLIL::SigSig;
namespace hashlib {
template<> struct hash_ops<RTLIL::State> : hash_ops<int> {};