mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-04 09:07:42 +00:00
Code Activity

Initial carry chain handling pass

Browse source
This commit is contained in:
Miodrag Milanovic 2024-03-18 13:27:33 +01:00
parent 474ed28aee
commit da6a62f3a0
5 changed files with 213 additions and 37 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/nanoxplore/cells_sim.v
View file

@ -184,4 +184,16 @@ module NX_IOB_O(I, C, T, IO);
assign IO = C ? I : 1'bz;
endmodule
(* abc9_box, lib_whitebox *)
module NX_CY_1BIT(CI, A, B, S, CO);
(* abc9_carry *)
input CI;
input A;
input B;
output S;
(* abc9_carry *)
output CO;
parameter first = 1'b0;
assign {CO, S} = A + B + CI;
endmodule