mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 09:55:20 +00:00
Code Activity

Create a default selection stack in RTLIL::Design::Design()

Browse source
This commit is contained in:
Clifford Wolf 2014-09-02 22:49:24 +02:00
parent c38283dbd0
commit da360771a1
2 changed files with 1 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.cc
View file

@ -228,6 +228,7 @@ void RTLIL::Selection::optimize(RTLIL::Design *design)
RTLIL::Design::Design() RTLIL::Design::Design()
{ {
refcount_modules_ = 0; refcount_modules_ = 0;
selection_stack.push_back(RTLIL::Selection());
} }
RTLIL::Design::~Design() RTLIL::Design::~Design()

2
kernel/yosys.cc
View file

@ -74,9 +74,7 @@ int SIZE(RTLIL::Wire *wire)
void yosys_setup() void yosys_setup()
{ {
Pass::init_register(); Pass::init_register();
yosys_design = new RTLIL::Design; yosys_design = new RTLIL::Design;
yosys_design->selection_stack.push_back(RTLIL::Selection());
log_push(); log_push();
} }