mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Merge remote-tracking branch 'origin/master' into clifford/specify

Browse source
This commit is contained in:
Eddie Hung 2019-05-03 15:05:57 -07:00
commit d9c4644e88
40 changed files with 964 additions and 438 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verilog/verilog_frontend.cc
View file

@ -246,8 +246,6 @@ struct VerilogFrontend : public Frontend {
specify_mode = false;
default_nettype_wire = true;
log_header(design, "Executing Verilog-2005 frontend.\n");
args.insert(args.begin()+1, verilog_defaults.begin(), verilog_defaults.end());
size_t argidx;
@ -423,6 +421,8 @@ struct VerilogFrontend : public Frontend {
}
extra_args(f, filename, args, argidx);
log_header(design, "Executing Verilog-2005 frontend: %s\n", filename.c_str());
log("Parsing %s%s input from `%s' to AST representation.\n",
formal_mode ? "formal " : "", sv_mode ? "SystemVerilog" : "Verilog", filename.c_str());