mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-23 19:47:55 +00:00
Renamed hansimem.v test case to mem_arst.v
This commit is contained in:
parent
e1a80b356e
commit
d9bc024d29
1 changed files with 0 additions and 1 deletions
43
tests/simple/mem_arst.v
Normal file
43
tests/simple/mem_arst.v
Normal file
|
@ -0,0 +1,43 @@
|
|||
|
||||
module MyMem #(
|
||||
parameter AddrWidth = 4,
|
||||
parameter DataWidth = 4) (
|
||||
(* gentb_constant = 1 *)
|
||||
input Reset_n_i,
|
||||
input Clk_i,
|
||||
input [AddrWidth-1:0] Addr_i,
|
||||
input [DataWidth-1:0] Data_i,
|
||||
output [DataWidth-1:0] Data_o,
|
||||
input WR_i);
|
||||
|
||||
reg Data_o;
|
||||
|
||||
localparam Size = 2**AddrWidth;
|
||||
|
||||
(* mem2reg *)
|
||||
reg [DataWidth-1:0] Mem[Size-1:0];
|
||||
|
||||
integer i;
|
||||
|
||||
always @(negedge Reset_n_i or posedge Clk_i)
|
||||
begin
|
||||
if (!Reset_n_i)
|
||||
begin
|
||||
Data_o <= 'bx;
|
||||
for (i=0; i<Size; i=i+1)
|
||||
begin
|
||||
Mem[i] <= 0;
|
||||
end
|
||||
end
|
||||
else
|
||||
begin
|
||||
Data_o <= Mem[Addr_i];
|
||||
if (WR_i)
|
||||
begin
|
||||
Mem[Addr_i] <= Data_i;
|
||||
end
|
||||
end
|
||||
end
|
||||
|
||||
endmodule
|
||||
|
Loading…
Add table
Add a link
Reference in a new issue