mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-27 00:18:46 +00:00
Code Activity

messy

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-23 20:15:49 +02:00
parent 1acbb5b89b
commit d9943b3727
12 changed files with 1132 additions and 1108 deletions
Download patch file Download diff file Expand all files Collapse all files

8
tests/arch/microchip/reduce.ys
View file

@ -22,7 +22,9 @@ module reduce(
assign Y = ^data;
endmodule
EOT
synth_microchip -top reduce -family polarfire -noiopad
select -assert-count 1 t:XOR8
select -assert-none t:XOR8 %% t:* %D
read_verilog -lib -specify +/microchip/cells_sim.v
dump
# synth_microchip -top reduce -family polarfire -noiopad
# select -assert-count 1 t:XOR8
# select -assert-none t:XOR8 %% t:* %D