mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 03:57:52 +00:00
Code Activity

Fix all comments from PR

Browse source
This commit is contained in:
SergeyDegtyar 2019-08-21 21:52:07 +03:00
parent b835ec37cb
commit d945b8a357
20 changed files with 465 additions and 160 deletions
Download patch file Download diff file Expand all files Collapse all files

15
tests/ice40/div_mod.ys
View file

@ -1,6 +1,9 @@
synth_ice40
#equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40
equiv_opt -map +/ice40/cells_sim.v synth_ice40
design -load postopt
select -assert-count 85 t:SB_LUT4
select -assert-count 54 t:SB_CARRY
read_verilog div_mod.v
hierarchy -top top
synth -flatten -run coarse # technology-independent coarse grained synthesis
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check same as technology-dependent fine-grained synthesis
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 88 t:SB_LUT4
select -assert-count 65 t:SB_CARRY
select -assert-none t:SB_LUT4 t:SB_CARRY %% t:* %D