mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-21 21:33:40 +00:00
Code Activity

Convert todo comments to directives

Browse source 
Could be left in for final version, but my current thinking is not?
This commit is contained in:
Krystine Sherwin 2023-08-08 10:04:07 +12:00
parent ce9e56db47
commit d8b8880ad6
No known key found for this signature in database
18 changed files with 37 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/source/introduction.rst
View file

@ -1,7 +1,7 @@
What is Yosys
=============
.. TODO: rewrite to not be a thesis abstract
.. todo:: rewrite to not be a thesis abstract
:Abstract:
Most of today's digital design is done in HDL code (mostly Verilog or
@ -125,7 +125,7 @@ In no particular order:
History of Yosys
----------------
.. TODO: copypaste
.. todo:: copypaste
A Hardware Description Language (HDL) is a computer language used to describe
circuits. A HDL synthesis tool is a computer program that takes a formal