mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-26 06:07:03 +00:00
Merge pull request #1297 from YosysHQ/eddie/fix_1284_again
extract_fa: Un-inverting AND with an inverted input also inverts input to X{,N}OR
This commit is contained in:
commit
d8a2aaa463
1 changed files with 2 additions and 2 deletions
|
@ -513,13 +513,13 @@ struct ExtractFaWorker
|
||||||
}
|
}
|
||||||
|
|
||||||
if (func2.at(key).count(xor2_func)) {
|
if (func2.at(key).count(xor2_func)) {
|
||||||
SigBit YY = invert_xy ? module->NotGate(NEW_ID, Y) : Y;
|
SigBit YY = invert_xy || (f2i.inv_a && !f2i.inv_b) || (!f2i.inv_a && f2i.inv_b) ? module->NotGate(NEW_ID, Y) : Y;
|
||||||
for (auto bit : func2.at(key).at(xor2_func))
|
for (auto bit : func2.at(key).at(xor2_func))
|
||||||
assign_new_driver(bit, YY);
|
assign_new_driver(bit, YY);
|
||||||
}
|
}
|
||||||
|
|
||||||
if (func2.at(key).count(xnor2_func)) {
|
if (func2.at(key).count(xnor2_func)) {
|
||||||
SigBit YY = invert_xy ? Y : module->NotGate(NEW_ID, Y);
|
SigBit YY = invert_xy || (f2i.inv_a && !f2i.inv_b) || (!f2i.inv_a && f2i.inv_b) ? Y : module->NotGate(NEW_ID, Y);
|
||||||
for (auto bit : func2.at(key).at(xnor2_func))
|
for (auto bit : func2.at(key).at(xnor2_func))
|
||||||
assign_new_driver(bit, YY);
|
assign_new_driver(bit, YY);
|
||||||
}
|
}
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue