mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-26 20:06:24 +00:00
Code Activity

Add tests.

Browse source
This commit is contained in:
nella 2026-04-29 15:55:45 +02:00 • committed by nella
parent f69a5fc077
commit d85e3f10de
4 changed files with 319 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/opt_dff.cc
View file

@ -1095,7 +1095,7 @@ struct OptDffWorker
if (ff.has_srst) {
int srst = qcsat.importSigBit(ff.sig_srst);
if (!ff.pol_srst) srst = qcsat.ez->NOT(srst);
n = sat_mux(qcsat,srst, sat_const(qcsat, ff.val_srst[eb.idx]), n);
n = sat_mux(qcsat, srst, sat_const(qcsat, ff.val_srst[eb.idx]), n);
}
n_lit[idx] = n;
@ -1226,7 +1226,7 @@ struct OptDffPass : public Pass {
log(" -simple-dffe\n");
log(" only enables clock enable recognition transform for obvious cases\n");
log("\n");
log(" -sat AAA\n");
log(" -sat\n");
log(" additionally invoke SAT solver to detect and remove flip-flops (with\n");
log(" non-constant inputs) that can also be replaced with a constant driver\n");
log("\n");