mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-02 13:36:08 +00:00
[core] add rf techlibs
This commit is contained in:
parent
54f8505045
commit
d7cf53d86a
49 changed files with 34443 additions and 0 deletions
7
techlibs/rapidflex/alkaidL/cell_sim.v
Normal file
7
techlibs/rapidflex/alkaidL/cell_sim.v
Normal file
|
|
@ -0,0 +1,7 @@
|
|||
//-------------------------------------------------
|
||||
// Include all the primitives
|
||||
//-------------------------------------------------
|
||||
`include "cell_sim_arith.v"
|
||||
`include "cell_sim_dsp.v"
|
||||
`include "cell_sim_bram.v"
|
||||
`include "cell_sim_ff.v"
|
||||
Loading…
Add table
Add a link
Reference in a new issue