mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-02 21:46:07 +00:00
[core] add rf techlibs
This commit is contained in:
parent
54f8505045
commit
d7cf53d86a
49 changed files with 34443 additions and 0 deletions
8
techlibs/rapidflex/alkaidC/cell_sim.v
Normal file
8
techlibs/rapidflex/alkaidC/cell_sim.v
Normal file
|
|
@ -0,0 +1,8 @@
|
|||
//-------------------------------------------------
|
||||
// Include all the primitives
|
||||
//-------------------------------------------------
|
||||
`include "cell_sim_arith.v"
|
||||
`include "cell_sim_ff.v"
|
||||
`include "cell_sim_pcnt.v"
|
||||
`include "ccb_inst_code.v"
|
||||
`include "cell_sim_ccb.v"
|
||||
Loading…
Add table
Add a link
Reference in a new issue