mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-15 06:01:28 +00:00
After reading the SV spec, using non-standard predict() instead of expect()
This commit is contained in:
parent
721f1f5ecf
commit
d7763634b6
16 changed files with 28 additions and 32 deletions
|
@ -1296,11 +1296,11 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
|
|||
// generate $assert cells
|
||||
case AST_ASSERT:
|
||||
case AST_ASSUME:
|
||||
case AST_EXPECT:
|
||||
case AST_PREDICT:
|
||||
{
|
||||
const char *celltype = "$assert";
|
||||
if (type == AST_ASSUME) celltype = "$assume";
|
||||
if (type == AST_EXPECT) celltype = "$expect";
|
||||
if (type == AST_PREDICT) celltype = "$predict";
|
||||
|
||||
log_assert(children.size() == 2);
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue