mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 19:52:31 +00:00
Code Activity

Cleaned verilog code from not used defines

Browse source
This commit is contained in:
Miodrag Milanovic 2019-10-04 08:45:58 +02:00
parent abb5a3a44d
commit d6ef9b1a6b
1 changed files with 0 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/ecp5/shifter.v
View file

@ -9,14 +9,8 @@ in
always @(posedge clk)
begin
`ifndef BUG
out <= out >> 1;
out[7] <= in;
`else
out <= out << 1;
out[7] <= in;
`endif
end
endmodule