mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Merge remote-tracking branch 'origin/master' into xaig_arrival

Browse source
This commit is contained in:
Eddie Hung 2019-08-23 11:26:55 -07:00
commit d672b1ddec
28 changed files with 1110 additions and 114 deletions
Download patch file Download diff file Expand all files Collapse all files

15
techlibs/xilinx/cells_sim.v
View file

@ -175,9 +175,11 @@ endmodule
(* abc_box_id = 4, lib_whitebox *)
module CARRY4(
(* abc_carry *) output [3:0] CO,
(* abc_carry *)
output [3:0] CO,
output [3:0] O,
(* abc_carry *) input CI,
(* abc_carry *)
input CI,
input CYINIT,
input [3:0] DI, S
);
@ -299,7 +301,8 @@ endmodule
module RAM32X1D (
// Max delay from: https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLM_R.sdf#L957
(* abc_arrival=1153 *) output DPO, SPO,
(* abc_arrival=1153 *)
output DPO, SPO,
input D,
input WCLK,
input WE,
@ -319,7 +322,8 @@ endmodule
module RAM64X1D (
// Max delay from: https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLM_R.sdf#L957
(* abc_arrival=1153 *) output DPO, SPO,
(* abc_arrival=1153 *)
output DPO, SPO,
input D,
input WCLK,
input WE,
@ -339,7 +343,8 @@ endmodule
module RAM128X1D (
// Max delay from: https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLM_R.sdf#L957
(* abc_arrival=1153 *) output DPO, SPO,
(* abc_arrival=1153 *)
output DPO, SPO,
input D,
input WCLK,
input WE,