mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-19 12:23:39 +00:00
Code Activity

Merge remote-tracking branch 'origin/master' into xaig_arrival

Browse source
This commit is contained in:
Eddie Hung 2019-08-23 11:26:55 -07:00
commit d672b1ddec
28 changed files with 1110 additions and 114 deletions
Download patch file Download diff file Expand all files Collapse all files

9
techlibs/ecp5/cells_sim.v
View file

@ -17,10 +17,12 @@ endmodule
// ---------------------------------------
(* abc_box_id=1, lib_whitebox *)
module CCU2C(
(* abc_carry *) input CIN,
(* abc_carry *)
input CIN,
input A0, B0, C0, D0, A1, B1, C1, D1,
output S0, S1,
(* abc_carry *) output COUT
(* abc_carry *)
output COUT
);
parameter [15:0] INIT0 = 16'h0000;
parameter [15:0] INIT1 = 16'h0000;
@ -113,7 +115,8 @@ module TRELLIS_DPR16X4 (
input WRE,
input WCK,
input [3:0] RAD,
/* (* abc_arrival=<TODO> *) */ output [3:0] DO
/* (* abc_arrival=<TODO> *) */
output [3:0] DO
);
parameter WCKMUX = "WCK";
parameter WREMUX = "WRE";