mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-14 04:45:40 +00:00
Move output redirect to one place
This commit is contained in:
parent
b3e38daedb
commit
d656f5dcdb
13 changed files with 63 additions and 64 deletions
|
|
@ -10,60 +10,59 @@ def create_tests():
|
|||
|
||||
gen_tests_makefile.generate_cmd_test("parent_content1", [
|
||||
f"{setup};",
|
||||
'(cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v;',
|
||||
'chparam -set MEMFILE \\"content1.dat\\" memory") >/dev/null 2>&1',
|
||||
'cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v;',
|
||||
'chparam -set MEMFILE \\"content1.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("parent_content2_temp", [
|
||||
f"{setup};",
|
||||
'(cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory") >/dev/null 2>&1',
|
||||
'cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("parent_content2_full", [
|
||||
f"{setup};",
|
||||
'(cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v;',
|
||||
'chparam -set MEMFILE \\"memfile/temp/content2.dat\\" memory") >/dev/null 2>&1',
|
||||
'cd .. && $(YOSYS_ABS) -qp "read_verilog -defer memfile/memory.v;',
|
||||
'chparam -set MEMFILE \\"memfile/temp/content2.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("same_content1", [
|
||||
f"{setup};",
|
||||
'$(YOSYS) -qp "read_verilog -defer memory.v;',
|
||||
'chparam -set MEMFILE \\"content1.dat\\" memory" >/dev/null 2>&1',
|
||||
'chparam -set MEMFILE \\"content1.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("same_content2", [
|
||||
f"{setup};",
|
||||
'$(YOSYS) -qp "read_verilog -defer memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory" >/dev/null 2>&1',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("child_content1", [
|
||||
f"{setup};",
|
||||
'(cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v;',
|
||||
'chparam -set MEMFILE \\"content1.dat\\" memory") >/dev/null 2>&1',
|
||||
'cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v;',
|
||||
'chparam -set MEMFILE \\"content1.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("child_content2_temp", [
|
||||
f"{setup};",
|
||||
'(cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory") >/dev/null 2>&1',
|
||||
'cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("child_content2_direct", [
|
||||
f"{setup};",
|
||||
'(cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory") >/dev/null 2>&1',
|
||||
'cd temp && ../$(YOSYS) -qp "read_verilog -defer ../memory.v;',
|
||||
'chparam -set MEMFILE \\"temp/content2.dat\\" memory"',
|
||||
])
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("fail_empty_filename",
|
||||
'! $(YOSYS) -qp "read_verilog memory.v" >/dev/null 2>&1')
|
||||
'! $(YOSYS) -qp "read_verilog memory.v"')
|
||||
|
||||
gen_tests_makefile.generate_cmd_test("fail_missing_file", [
|
||||
'! $(YOSYS) -qp "read_verilog -defer memory.v;',
|
||||
'chparam -set MEMFILE \\"content3.dat\\" memory" >/dev/null 2>&1',
|
||||
'chparam -set MEMFILE \\"content3.dat\\" memory"',
|
||||
])
|
||||
|
||||
extra = ["YOSYS_ABS := $(abspath $(YOSYS))"]
|
||||
gen_tests_makefile.generate_custom(create_tests, extra)
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue