3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00

Renamed techlibs/xilinx7 to techlibs/xilinx

This commit is contained in:
Clifford Wolf 2013-10-26 22:29:40 +02:00
parent 4007b41d40
commit d635f8adaa
8 changed files with 0 additions and 0 deletions

View file

@ -0,0 +1,10 @@
This is a simple example for Yosys synthesis targeting the Mojo FPGA
development board [1, 2]. Simple script for xst-based synthesis (incl.
generation of reference edif files) and uploading to the board can be
found here [3].
[1] http://embeddedmicro.com/tutorials/mojo
[2] https://www.sparkfun.com/products/11953
[3] http://svn.clifford.at/handicraft/2013/mojo/