mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Added EXTRA_TARGETS Makefile variable
This commit is contained in:
		
							parent
							
								
									eff8c68dd9
								
							
						
					
					
						commit
						d60fbaf664
					
				
					 2 changed files with 3 additions and 2 deletions
				
			
		
							
								
								
									
										3
									
								
								Makefile
									
										
									
									
									
								
							
							
						
						
									
										3
									
								
								Makefile
									
										
									
									
									
								
							|  | @ -16,6 +16,7 @@ OBJS += libs/sha1/sha1.o | |||
| OBJS += libs/subcircuit/subcircuit.o | ||||
| 
 | ||||
| GENFILES = | ||||
| EXTRA_TARGETS = | ||||
| TARGETS = yosys yosys-config | ||||
| 
 | ||||
| all: top-all | ||||
|  | @ -60,7 +61,7 @@ include passes/*/Makefile.inc | |||
| include backends/*/Makefile.inc | ||||
| include techlibs/Makefile.inc | ||||
| 
 | ||||
| top-all: $(TARGETS) | ||||
| top-all: $(TARGETS) $(EXTRA_TARGETS) | ||||
| 
 | ||||
| yosys: $(OBJS) | ||||
| 	$(CXX) -o yosys $(LDFLAGS) $(OBJS) $(LDLIBS) | ||||
|  |  | |||
|  | @ -1,5 +1,5 @@ | |||
| 
 | ||||
| TARGETS += techlibs/blackbox.v | ||||
| EXTRA_TARGETS += techlibs/blackbox.v | ||||
| 
 | ||||
| techlibs/blackbox.v: techlibs/blackbox.sed techlibs/simlib.v techlibs/stdcells_sim.v | ||||
| 	cat techlibs/simlib.v techlibs/stdcells_sim.v | sed -rf techlibs/blackbox.sed > techlibs/blackbox.v.new | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue