mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Merge pull request #1414 from hzeller/improve-replace-with-empty-map

Browse source 
Avoid work in replace() if rules empty.
This commit is contained in:
Eddie Hung 2019-09-29 19:35:23 -07:00 • committed by GitHub
commit d5f0794a53
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/rtlil.cc
View file

@ -3083,6 +3083,7 @@ void RTLIL::SigSpec::replace(const dict<RTLIL::SigBit, RTLIL::SigBit> &rules, RT
log_assert(other != NULL); log_assert(other != NULL);
log_assert(width_ == other->width_); log_assert(width_ == other->width_);
if (rules.empty()) return;
unpack(); unpack();
other->unpack(); other->unpack();
@ -3107,6 +3108,7 @@ void RTLIL::SigSpec::replace(const std::map<RTLIL::SigBit, RTLIL::SigBit> &rules
log_assert(other != NULL); log_assert(other != NULL);
log_assert(width_ == other->width_); log_assert(width_ == other->width_);
if (rules.empty()) return;
unpack(); unpack();
other->unpack(); other->unpack();