mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-05 15:34:02 +00:00
Code Activity

added SIMLIB_VERILATOR_COMPAT

Browse source
This commit is contained in:
Ethan Sifferman 2025-10-01 10:19:25 -07:00
parent 0eb93c80e6
commit d5beb65d30
1 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/common/simlib.v
View file

@ -31,6 +31,14 @@
* *
*/ */
// If using Verilator, define SIMLIB_VERILATOR_COMPAT
`ifdef SIMLIB_VERILATOR_COMPAT
/* verilator lint_save */
/* verilator lint_off DEFOVERRIDE */
`define SIMLIB_NOCONNECT
/* verilator lint_restore */
`endif
// -------------------------------------------------------- // --------------------------------------------------------
//* ver 2 //* ver 2
//* title Bit-wise inverter //* title Bit-wise inverter