mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-05 10:50:25 +00:00
Code Activity

Added $tribuf and $_TBUF_ sim models

Browse source
This commit is contained in:
Clifford Wolf 2015-08-16 13:05:32 +02:00
parent 9c33172ece
commit d5b1a90b33
2 changed files with 20 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/common/simcells.v
View file

@ -132,6 +132,12 @@ output Y;
assign Y = ~((A | B) & (C | D));
endmodule
module \$_TBUF_ (A, E, Y);
input A, E;
output Y;
assign Y = E ? A : 1'bz;
endmodule
module \$_SR_NN_ (S, R, Q);
input S, R;
output reg Q;