mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Added proper simulation model for CCU2D

Browse source
This commit is contained in:
Miodrag Milanovic 2023-04-03 12:58:29 +02:00 committed by myrtle
parent 6e4c1675e7
commit d5a405d3b4
1 changed files with 33 additions and 13 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

46
techlibs/machxo2/cells_sim.v
View file

@ -1,3 +1,9 @@
module LUT2(input A, B, output Z);
parameter [3:0] INIT = 4'h0;
wire [1:0] s1 = B ? INIT[ 3:2] : INIT[1:0];
assign Z = A ? s1[1] : s1[0];
endmodule
module LUT4 #( module LUT4 #(
parameter [15:0] INIT = 0 parameter [15:0] INIT = 0
) ( ) (
@ -300,23 +306,37 @@ module DPR16X4C (
endmodule endmodule
// --------------------------------------- // ---------------------------------------
(* blackbox *) (* lib_whitebox *)
module CCU2D ( module CCU2D (
CIN, input CIN,
A0, B0, C0, D0, input A0, B0, C0, D0, A1, B1, C1, D1,
A1, B1, C1, D1, output S0, S1,
S0, S1, COUT output COUT
); );
parameter [15:0] INIT0 = 16'h0000;
parameter [15:0] INIT1 = 16'h0000;
parameter INJECT1_0 = "YES";
parameter INJECT1_1 = "YES";
input CIN; // First half
input A0, B0, C0, D0; wire LUT4_0, LUT2_0;
input A1, B1, C1, D1; LUT4 #(.INIT(INIT0)) lut4_0(.A(A0), .B(B0), .C(C0), .D(D0), .Z(LUT4_0));
output S0, S1, COUT; LUT2 #(.INIT(~INIT0[15:12])) lut2_0(.A(A0), .B(B0), .Z(LUT2_0));
wire gated_cin_0 = (INJECT1_0 == "YES") ? 1'b0 : CIN;
assign S0 = LUT4_0 ^ gated_cin_0;
parameter [15:0] INIT0 = 16'h0000; wire gated_lut2_0 = (INJECT1_0 == "YES") ? 1'b0 : LUT2_0;
parameter [15:0] INIT1 = 16'h0000; wire cout_0 = (~LUT4_0 & gated_lut2_0) | (LUT4_0 & CIN);
parameter INJECT1_0 = "YES";
parameter INJECT1_1 = "YES"; // Second half
wire LUT4_1, LUT2_1;
LUT4 #(.INIT(INIT1)) lut4_1(.A(A1), .B(B1), .C(C1), .D(D1), .Z(LUT4_1));
LUT2 #(.INIT(~INIT1[15:12])) lut2_1(.A(A1), .B(B1), .Z(LUT2_1));
wire gated_cin_1 = (INJECT1_1 == "YES") ? 1'b0 : cout_0;
assign S1 = LUT4_1 ^ gated_cin_1;
wire gated_lut2_1 = (INJECT1_1 == "YES") ? 1'b0 : LUT2_1;
assign COUT = (~LUT4_1 & gated_lut2_1) | (LUT4_1 & cout_0);
endmodule endmodule
(* blackbox *) (* blackbox *)