3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 15:24:57 +00:00

memory_dff: Fix checking of feedback mux input when more than one mux

Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
David Shah 2019-07-02 13:27:37 +01:00
parent d206eca03b
commit d45936fe5f
3 changed files with 25 additions and 3 deletions

View file

@ -0,0 +1,16 @@
// expect-wr-ports 1
// expect-rd-ports 1
// expect-no-rd-clk
module top(input clk, input we, re, reset, input [7:0] addr, wdata, output reg [7:0] rdata);
reg [7:0] bram[0:255];
(* keep *) reg dummy;
always @(posedge clk) begin
rdata <= re ? (reset ? 8'b0 : bram[addr]) : rdata;
if (we)
bram[addr] <= wdata;
end
endmodule