mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

use more standard naming conventions

Browse source
This commit is contained in:
Rahul Bhagwat 2025-08-06 15:39:30 -04:00
parent 7e0157ba2b
commit d3c8e6c14c
No known key found for this signature in database
2 changed files with 16 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

17
tests/verilog/package_import_separate.sv
View file

@ -1,13 +1,14 @@
package config_pkg;
package package_import_separate;
localparam integer
DATA_WIDTH = 8,
ADDR_WIDTH = 4;
DATAWIDTH = 8,
ADDRWIDTH = 4;
localparam logic [2:0]
IDLE = 3'b000,
IDLE = 3'b000,
START = 3'b001,
DATA = 3'b010,
ODD_PARITY = 3'b011,
STOP = 3'b100,
DONE = 3'b101;
DATA = 3'b010,
STOP = 3'b100,
DONE = 3'b101;
endpackage

14
tests/verilog/package_import_separate_module.sv
View file

@ -1,19 +1,19 @@
import config_pkg::*;
import package_import_separate::*;
module top;
logic [DATA_WIDTH-1:0] data;
logic [ADDR_WIDTH-1:0] addr;
module package_import_separate_module;
logic [DATAWIDTH-1:0] data;
logic [ADDRWIDTH-1:0] addr;
logic [2:0] state;
always_comb begin
case (state)
IDLE: data = 8'h00;
START: data = 8'h01;
DATA: data = 8'h02;
ODD_PARITY: data = 8'h03;
STOP: data = 8'h04;
DONE: data = 8'h05;
default: data = 8'hFF;
endcase
end
endmodule
endmodule