mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-15 07:15:28 +00:00
Various cleanups in xilinx techlib
This commit is contained in:
parent
8d295730e5
commit
d29d26f882
7 changed files with 110 additions and 9 deletions
|
@ -1,9 +1,9 @@
|
|||
|
||||
OBJS += techlibs/xilinx/synth_xilinx.o
|
||||
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_map.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_sim.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams.txt))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_map.v))
|
||||
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith_map.v))
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue