mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Added AST_MULTIRANGE (arrays with more than 1 dimension)

Browse source
This commit is contained in:
Clifford Wolf 2014-08-06 15:43:46 +02:00
parent b4f10e342c
commit d259abbda2
5 changed files with 80 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

1
README
View file

@ -326,7 +326,6 @@ Other Unsorted TODOs
- Implement missing Verilog 2005 features:
- Multi-dimensional arrays
- Support for real (float) const. expressions and parameters
- ROM modeling using $readmemh/$readmemb in "initial" blocks
- Ignore what needs to be ignored (e.g. drive and charge strengths)