mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-27 01:39:23 +00:00
Code Activity

reconsidering unset

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-20 16:43:45 +02:00
parent 76102f0bc5
commit d2107a9ee4
4 changed files with 17 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.cc
View file

@ -2458,6 +2458,7 @@ RTLIL::Cell *RTLIL::Module::addCell(RTLIL::IdString name, RTLIL::IdString type)
RTLIL::Cell *RTLIL::Module::addCell(RTLIL::IdString name, const RTLIL::Cell *other)
{
log_assert(other);
RTLIL::Cell *cell = addCell(name, other->type);
cell->connections_ = other->connections_;
cell->parameters = other->parameters;