mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

write_cxxrtl: new backend.

Browse source 
This commit adds a basic implementation that isn't very performant
but implements most of the planned features.
This commit is contained in:
whitequark 2019-12-01 01:51:16 +00:00
parent 42e7e44207
commit d20e971725
6 changed files with 2016 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
kernel/yosys.cc
View file

@ -1034,6 +1034,8 @@ void run_backend(std::string filename, std::string command, RTLIL::Design *desig
command = "verilog";
else if (filename.size() > 3 && filename.compare(filename.size()-3, std::string::npos, ".il") == 0)
command = "ilang";
else if (filename.size() > 3 && filename.compare(filename.size()-3, std::string::npos, ".cc") == 0)
command = "cxxrtl";
else if (filename.size() > 4 && filename.compare(filename.size()-4, std::string::npos, ".aig") == 0)
command = "aiger";
else if (filename.size() > 5 && filename.compare(filename.size()-5, std::string::npos, ".blif") == 0)