mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Update manual

Browse source
This commit is contained in:
Miodrag Milanovic 2022-06-10 15:00:07 +02:00
parent 1940bf647f
commit d1cd24a457
1 changed files with 8 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
manual/command-reference-manual.tex
View file

@ -7838,6 +7838,11 @@ Add Verilog library directories. Verific will search in this directories to
find undefined modules. find undefined modules.
verific -vlog-libext <extension>..
Add Verilog library extensions, used when searching in library directories.
verific -vlog-define <macro>[=<value>].. verific -vlog-define <macro>[=<value>]..
Add Verilog defines. Add Verilog defines.
@ -8057,6 +8062,9 @@ Options:
Do not change the width of memory address ports. Use this options in Do not change the width of memory address ports. Use this options in
flows that use the 'memory_memx' pass. flows that use the 'memory_memx' pass.
-mux_undef
remove 'undef' inputs from $mux, $pmux and $_MUX_ cells
-keepdc -keepdc
Do not optimize explicit don't-care values. Do not optimize explicit don't-care values.
\end{lstlisting} \end{lstlisting}