mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-30 16:03:17 +00:00
Code Activity

Added Xilinx test case for initialized brams

Browse source
This commit is contained in:
Clifford Wolf 2015-04-06 13:03:37 +02:00
parent 4389d9306e
commit d19866615b
4 changed files with 80 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/xilinx/tests/bram2.sh Normal file
View file

@ -0,0 +1,8 @@
#!/bin/bash
set -ex
unisims=/opt/Xilinx/Vivado/2014.4/data/verilog/src/unisims
../../../yosys -v2 -l bram2.log -p synth_xilinx -o bram2_syn.v bram2.v
iverilog -o bram2_tb bram2_tb.v bram2_syn.v -y $unisims $unisims/../glbl.v
vvp -N bram2_tb