mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-25 08:54:37 +00:00
Code Activity

Add new tests.

Browse source
This commit is contained in:
SergeyDegtyar 2019-08-30 09:45:33 +03:00
parent eb0a5b2293
commit d144748401
10 changed files with 200 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/ice40/logic.ys Normal file
View file

@ -0,0 +1,7 @@
read_verilog logic.v
hierarchy -top top
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 9 t:SB_LUT4
select -assert-none t:SB_LUT4 %% t:* %D