mirror of
https://github.com/YosysHQ/yosys
synced 2026-07-17 04:35:44 +00:00
WIP
This commit is contained in:
parent
1a8a95b472
commit
d13dfc21f4
32 changed files with 1348 additions and 769 deletions
|
|
@ -27,6 +27,7 @@ public:
|
|||
vector<std::unique_ptr<Wire>> wires_ = {};
|
||||
vector<std::unique_ptr<Cell>> cells_ = {};
|
||||
dict<RTLIL::Cell*, RTLIL::IdString> staged_cell_names_;
|
||||
dict<RTLIL::Wire*, RTLIL::IdString> staged_wire_names_;
|
||||
|
||||
void connect(const RTLIL::SigSig &conn);
|
||||
void connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs);
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue