mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-27 06:27:57 +00:00
Code Activity

Docs: Include internal cmds in toctree

Browse source 
Also fixing some missing refs (using single backticks instead of double).
This commit is contained in:
Krystine Sherwin 2025-07-21 10:36:18 +12:00
parent af3c28f274
commit d0ce6a3bd6
No known key found for this signature in database
4 changed files with 5 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/yosys_internals/verilog.rst
View file

@ -96,7 +96,7 @@ Verilog Attributes and non-standard features
- The ``keep_hierarchy`` attribute on cells and modules keeps the `flatten`
command from flattening the indicated cells and modules.
- The `gate_cost_equivalent` attribute on a module can be used to specify
- The ``gate_cost_equivalent`` attribute on a module can be used to specify
the estimated cost of the module as a number of basic gate instances. See
the help message of command `keep_hierarchy` which interprets this
attribute.