mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Merge pull request #150 from azonenberg/master

Browse source 
GreenPak analog comparator support
This commit is contained in:
Clifford Wolf 2016-04-25 10:33:18 +02:00
commit d086224a39
1 changed files with 13 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

13
techlibs/greenpak4/cells_sim.v
View file

@ -13,6 +13,19 @@ module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
assign OUT = INIT[{IN3, IN2, IN1, IN0}];
endmodule
module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT);
parameter BANDWIDTH = "HIGH";
parameter VIN_ATTEN = 1;
parameter VIN_ISRC_EN = 0;
parameter HYSTERESIS = 0;
initial OUT = 0;
//cannot simulate mixed signal IP
endmodule
module GP_BANDGAP(output reg OK, output reg VOUT);
parameter AUTO_PWRDN = 1;
parameter CHOPPER_EN = 1;