mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Improve EDIF lib_cell_ports scan

Browse source
This commit is contained in:
Clifford Wolf 2019-11-14 15:55:21 +01:00 • committed by N. Engelhardt
parent fb9e12761b
commit cff3195caa
1 changed files with 9 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

10
backends/edif/edif.cc
View file

@ -192,6 +192,14 @@ struct EdifBackend : public Backend {
for (auto module : design->modules()) for (auto module : design->modules())
{ {
lib_cell_ports[module->name];
for (auto port : module->ports)
{
Wire *wire = module->wire(port);
lib_cell_ports[module->name][port] = std::max(lib_cell_ports[module->name][port], GetSize(wire));
}
if (module->get_blackbox_attribute()) if (module->get_blackbox_attribute())
continue; continue;
@ -208,7 +216,7 @@ struct EdifBackend : public Backend {
if (design->module(cell->type) == nullptr || design->module(cell->type)->get_blackbox_attribute()) { if (design->module(cell->type) == nullptr || design->module(cell->type)->get_blackbox_attribute()) {
lib_cell_ports[cell->type]; lib_cell_ports[cell->type];
for (auto p : cell->connections()) for (auto p : cell->connections())
lib_cell_ports[cell->type][p.first] = GetSize(p.second); lib_cell_ports[cell->type][p.first] = std::max(lib_cell_ports[cell->type][p.first], GetSize(p.second));
} }
} }
} }