mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-17 12:45:44 +00:00
Code Activity

Patch: route staged cell names through per-Patch dict

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 16:45:50 +02:00
parent 0f31d3089e
commit cfd7edc608
2 changed files with 6 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/unstable/patch.h
View file

@ -26,6 +26,7 @@ public:
SigMap* map;
vector<std::unique_ptr<Wire>> wires_ = {};
vector<std::unique_ptr<Cell>> cells_ = {};
dict<RTLIL::Cell*, RTLIL::IdString> staged_cell_names_;
void connect(const RTLIL::SigSig &conn);
void connect(const RTLIL::SigSpec &lhs, const RTLIL::SigSpec &rhs);