mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-12 11:55:44 +00:00
Code Activity

fix

Browse source
This commit is contained in:
Dhaval Chaudhari 2026-01-04 01:46:55 +05:30
parent e24243e8d0
commit cf6d89b6ad
1 changed files with 5 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

9
frontends/verific/verific.cc
View file

@ -3688,15 +3688,16 @@ struct VerificPass : public Pass {
veri_file::AddLOption(args[++argidx].c_str()); veri_file::AddLOption(args[++argidx].c_str());
continue; continue;
} }
if (args[argidx] == "-set_relaxed_checking") {
VeriNode::SetRelaxedChecking(1);
continue;
}
#endif #endif
break; break;
} }
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT #ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
if (GetSize(args) > argidx && args[argidx] == "-set_relaxed_checking") {
VeriNode::SetRelaxedChecking(1);
continue;
}
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F")) if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F"))
{ {
unsigned verilog_mode = veri_file::UNDEFINED; unsigned verilog_mode = veri_file::UNDEFINED;