mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-24 17:21:26 +00:00
Code Activity

modify generator for pyosys/wrappers.cc instead of headers

Browse source
This commit is contained in:
Natalia 2026-01-18 02:11:09 -08:00
parent fb864e91ee
commit cf511628b0
5 changed files with 22 additions and 68 deletions
Download patch file Download diff file Expand all files Collapse all files

12
tests/pyosys/test_design_run_pass.py Normal file
View file

@ -0,0 +1,12 @@
from pathlib import Path
from pyosys import libyosys as ys
__file_dir__ = Path(__file__).absolute().parent
design = ys.Design()
design.run_pass(
["read_verilog", str(__file_dir__.parent / "simple" / "fiedler-cooley.v")]
)
design.run_pass("prep")
design.run_pass(["opt", "-full"])