mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-07 01:32:15 +00:00
Code Activity

modify generator for pyosys/wrappers.cc instead of headers

Browse source
This commit is contained in:
Natalia 2026-01-18 02:11:09 -08:00
parent fb864e91ee
commit cf511628b0
5 changed files with 22 additions and 68 deletions
Download patch file Download diff file Expand all files Collapse all files

7
kernel/rtlil.cc
View file

@ -1610,13 +1610,6 @@ std::vector<RTLIL::Module*> RTLIL::Design::selected_modules(RTLIL::SelectPartial
return result;
}
void RTLIL::Design::run_pass(std::string command)
{
log("\n-- Running command `%s' --\n", command.c_str());
Pass::call(this, command);
log_flush();
}
RTLIL::Module::Module()
{
static unsigned int hashidx_count = 123456789;

2
kernel/rtlil.h
View file

@ -2032,8 +2032,6 @@ struct RTLIL::Design
// partially selected or boxed modules have been ignored
std::vector<RTLIL::Module*> selected_unboxed_whole_modules_warn() const { return selected_modules(SELECT_WHOLE_WARN, SB_UNBOXED_WARN); }
void run_pass(std::string command);
static std::map<unsigned int, RTLIL::Design*> *get_all_designs(void);
std::string to_rtlil_str(bool only_selected = true) const;