mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 13:45:48 +00:00
Code Activity

patch: infer leaves for gc

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-28 12:56:13 +02:00
parent 1cd0d37511
commit cef8186c4a
4 changed files with 18 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

12
kernel/unstable/patch.cc
View file

@ -156,6 +156,18 @@ void Patch::patch(Cell* old_cell, IdString old_port, SigSpec new_sig) {
if (map)
map->add(old_sig, new_sig);
// Inefficient
for (auto& cell : cells_) {
for (auto& [port_name, sig] : cell->connections()) {
auto dir = cell->port_dir(port_name);
if (dir == PD_INPUT || dir == PD_INOUT) {
for (auto bit : sig)
if (bit.is_wire() && bit.wire->module)
leaves.insert(bit.wire);
}
}
}
for (auto& cell: cells_) {
cell->set_src_attribute(src_str);
cell->fixup_parameters();